while the KBD clock line is released. The KBW interface will start generating a clock signal on it's KBD clock line. This process can take up to 10 mS. After the first falling edge has been detected, the Host system can load the first data bit on the KBD Data line. This bit will ...