A 4-Cycle-Start-Up Reference-Clock-Less All-Digital Burst...
and a local VCO clock (can be divided by N) which is locked to the reference (FLOC=NFREF) is generated at another point of the same loop (Fig. 1), providing a tightly coupled FLOC-VREG pair and the DVFS state is