...helps to generate a simple testbench, instantiate a module...
Creates a simple testbench with an instance and signals of the module, supporting both Verilog-1995 and Verilog-2001 style ports and parameters. It parses module ports for the currently open file It generates a