Meanwhile, the design strategy of a three-path prefetch cache queue is proposed to maximize the reuse pattern of on-chip data, relieve the bandwidth bot- tleneck of the external DDR in the multi-level cache, ensure the efficient operation of the DSP array, and improve the overall inference ...