Here we use iVerilog+GTKWave for simulation by default, and VCS+Verdi are also supported in simulation environment, you can choose the simulation tool by Makefile variableSIM. If you want to run simulation tests directly, please make sure these EDA tools are installed in your working environment...