This page of verilog sourcecode covers HDL code for half adder, half substractor, full substractor using verilog. The half adder truth table and schematic (fig-1) is mentioned below. The boolean expressions are: S= A (EXOR) B C=A.B ...