The task of interfacing sub-simulators in a co-simulation often remains difficult, tedious, and prone to error. Here, we describe how this process, and the
Design verification is the continuous process of checking whether a design meets the specification or not. Ideally, all possible inputs and internal design states should be exercised. Exhaustively testing all design state space is impractical [1] and the approach of writing independent test vectors ...