An implementation of the address generator102for the 16 k mode is shown in FIG. 5. In FIG. 5 a linear feed back shift register is formed by thirteen register stages200.1and an xor-gate202.1, which is connected to the stages of the shift register200.1in accordance with a generator polynomia...