近日,我校物信学院魏榕山教授课题组在集成电路领域国际顶级期刊《IEEE固态电路学报》(IEEE Journal of Solid-State Circuits,简称JSSC)在线发表了题为“An Energy-Efficient Discrete-Time Delta-Sigma Modulator With Dynamic-Range Enhancement and Tri-Level CDAC”的研究...
近日,电子信息与电气工程学院微纳电子学系教授毛志刚、教授何卫锋团队在集成电路设计领域的国际顶级期刊《IEEE固态电路杂志》(IEEE Journal of Solid-State Circuits,简称JSSC)上连续发表两篇学术成果。研究内容TICA:Timing Slack Inference and Clock Frequency Adaption Technique for a Deeply Pipelined Near-T... 近日...
本期与大家分享的是电子科技大学电子科学与工程学院(示范性微电子学院)罗讯教授团队,在IEEE Journal of Solid-State Circuits期刊上发表的题为:“A 22.9–38.2-GHz Dual-Path Noise-Canceling LNA With 2.65–4.62-dB NF in 28-nm CMO...
在半导体器件与装备领域已授权发明专利4项,尚未授权发明专利18项。近三年(2022-2024)在Nature Communications,JACS,ACS Nano,集成电路设计顶刊IEEE JOURNAL OF SOLID-STATE CIRCUITS(南开历史上第一篇)等国际一流期刊发表SCI文章56篇。团队长期招聘硕士博士研究生/助理研究员/博士后(材料科学与工程学院/电子信息与光学工...
[3].N. O S, A. D S. Class E-A new class of high-efficiency tuned single-ended switching power amplifiers[J]. IEEE Journal of Solid-State Circuits, 1975,10(3):168-176. [4].Snider D M. A theoretical analysis and experimental confirmation of the optimally loaded and overdriven RF pow...
IEEE Journal of Solid-State Circuits, Vol. 34 (1999), No. 3, pp. 268–276. Article Google Scholar Bindra, A.: IEDM charts the course for future-generation semiconductor devices. Electronic Design, Dec. 18 (2000), pp. 25–30. Larson, L. E.: Integrated circuit technology options for...
Sokal, “ Class E – a new Class of high efficiency tuned singled-ended switching power amplifiers ”, IEEE Journal of Solid-State Circuits, vol.10.pp.168-176,(1975). [2] F.H, Raab, “Idealized Operation of the Class E tuned power amplifier”. IEEE Trans. Circuits Syst., vol, 24,...
962 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 34, NO. 7, JULY 1999 A 1.9-GHz, 1-W CMOS Class-E Power Ampli?er for Wireless Communications King-Chun Tsai, Student Member, IEEE, and Paul R. Gray, Fellow, IEEE Abstract—This paper presents a 1-W, class-E power ampli?er that is ...
SH Lewis,PR Gray - IEEE Journal of Solid-State Circuits 被引量: 175发表: 1988年 A CMOS 6-b 400-MSamples/s ADC with Error Correction A pipelined, 5-Msample/s, 9-b analog-to-digital converter with digital correction has been designed and fabricated in 3-渭m CMOS technology. It require...
IEEE J. Solid-State Circuits 2019, 55, 145–156. (In English) [Google Scholar] [CrossRef] Yamaoka, M.; Yoshimura, C.; Hayashi, M.; Okuyama, T.; Aoki, H.; Mizuno, H. A 20k-Spin Ising Chip to Solve Combinatorial Optimization Problems with CMOS Annealing. IEEE J. Solid-State ...