break is a SystemVerilog keyword. Fix the code, or use the --language or related options to say you want only Verilog 2001. veripoolbot closed this as completed on Jan 12, 2012 Sign up for free to join this co