Figure 10. The schematic diagram of the compensation signal VSIGN generation circuit. As introduced in the system operation process, the compensation control circuit is recalibrated every 1 μs, then t1, t2 are remeasured and re-recorded at the initialization stage. AfFoFitgrieutgh,rueairs1ess...