AP detection and single pixel signal with AP.. From top to bottom, the signallss rreeccoorrddeeddbbyytthheellooggiiccaannaallyyzzeerraarree:: • the FPGA master clock; • the IBDM_ENABLE signal which is at '1' logic level when a new input sample is received from the IBDM; •...