An efficient demux two-stage parallel architecture was developed where all internal coefficients (including the FFT ones) are coded with a canonic signed digit technique, allowing area saving with respect to two's complement code. Performance evaluations, in terms of bit error rate, noise to power...