11. The microprocessor of claim 1, further comprising an execute unit, wherein said instruction decode unit is further configured to dispatch said instruction to said execute unit if said second instruction field is a second value and if said enable value indicates said flat addressing mode. ...