Designers must take additional steps to ensure that multiple signals (such as bits of a bus) crossing clock domains do not fall out of correlation in the receiving domain. Proper multi-clock design is greatly simplified by the automatic analysis of clock intent verification (CIV). This ...