There are two ways to instantiate a module in VHDL:component instantiationandentity instantiation. Some people refer to the latter asdirect instantiation. Entity instantiation didn’t exist in the first revisions VHDL, but it has been available since VHDL’93. This is the method that I recommend ...