clk-to-q delay, library setup and library hold time. Lets begin with the interior of flip-flop When CLK is ‘low’, “Tr1” and “Tr3” turns ON. Hence, input ‘D’ is latched to output ‘Qm’ of negative latch. ‘Inv4, Inv6’ holds the ‘Q’ state of slave positive latch ...