In summary, it is important to understand that only a subset of the VHDL language defined in the IEEE 1076 standard is supported for synthesis. This is even more pronounced for SystemVerilog and the IEEE 1800 standard. The synthesizable subsets need not be exactly the same for all commercial ...