5.6.8. Bus-Hold Circuitry 5.6.9. Pull-up Resistor 5.7. On-Chip I/O Termination in Stratix® V Devices 5.8. I/O Termination Schemes for Stratix® V Devices 5.9. I/O Features in Stratix V Devices Revision History 6. High-Speed Differential I/O Interfaces and DPA in Stratix® V De...
with the bus-hold circuitry is not recommended. 青云英语翻译 请在下面的文本框内输入文字,然后点击开始翻译按钮进行翻译,如果您看不到结果,请重新翻译! 翻译结果1翻译结果2翻译结果3翻译结果4翻译结果5 翻译结果1复制译文编辑译文朗读译文返回顶部 与总线保持电路,不建议。
aActive bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors 活跃公共汽车举行电路举行未使用或undriven输入在一个合法的逻辑状态。 对pullup或pulldown电阻器的用途[translate]
Error (169049): Enable Bus-Hold Circuitry and Weak Pull-Up Resistor logic options cannot both be enabled for ~ALTERA_TMS~ pin Error (169049): Enable
Regardless of whether or not the VCCIO supply voltage is connected to 3.3V, the bus-hold circuitry is connected to the VCCINT supply which is connected to a 5.0V power supply. Therefore, when the VCCIO supply is connected to a 3.3V power supply, the bus-hold latch will affect the VOH ...
功能 Active bus-hold circuitry holds unused or undriven 高度 1.15 mm 长度 12.5 mm 电路数量 2 工作温度范围 - 40 C to + 125 C 系列 SN74LVCH16245A 宽度 6.1 mm 安装风格 SMD/SMT 通道数量 16 电源电流—最大值 20 uA 工作电源电压 1.65 V to 3.6 V 极性 Non-Inverting 单位...
Bus hold circuitry (40) is included for holding the logic state appearing at an output of the input buffer circuit when the input signal is removed thereby further reducing the static power dissipation.doi:US5432462 ACarlos D. ObregonMichael A. Wells...
circuitry 7 of the integrated circuit 2. In a per-se known way, the input circuit 1 comprises an overvoltage protection network 8, for the protection of the integrated circuit 2 against overvoltages on the signal line 3, for example caused by electro-static discharges which, as known, are...
Welcome to the Intel® Quartus® Prime Software Intel® Quartus® Prime Command Menu Reference Intel® Quartus® Prime Projects Creating Design Files Primitives IP Cores Timing Analysis Integrating Other EDA Tools Platform Designer Design Constraints Compilation Reports Viewing Messages Ad...
This device has Active bus-hold circuitry that holds unused or undriven inputs at a valid logic state. This device is fully specified for partial-power-down applications using off output current (Ioff). The VCC isolation feature ensures that if either VCC input is at GND, both ports are ...