修改任何必要的通用映射 (VHDL) 或命名参数值分配 (Verilog) 以更改组件的默认行为。 OBUF Primitive: Output Buffer Introduction This design element is a simple output buffer used to drive output signals to the FPGA device pins that do not need to be 3-stated (constantly driven). Either an OBUF,...