/* Synchronous Logic for registering the data and incrementing the counter for binary data */ always @ (posedge clk or negedge rstn) begin if (!rstn) begin counter_binary_reg <= 'b0; counter_gray_reg <= 'b0; end