With most synthesizers, setting a register's initial value is quite simple: Use Verilog's "initial": reg [15:0] counter; initial counter = 1000; It may come as a surprise that "initial" can be used in Verilog code for synthesis, but as it turns out, this usage is widely supported....