FIFO overflow occurred due to current (F1, F2, F3) write command. F2 channel interrupt. F2 FIFO is ready to receive data (FIFO empty). – Packet is available/ready in F2 TX FIFO. Length of packet available in F2 FIFO 4.4 gSPI Host-Device Handshake To initiate communication thro...