Presetting is synchronous; therefore, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable inputs. The clear function is asynchronous. A low level at the clear ...
MICROCIRCUIT, DIGITAL, HIGH SPEED CMOS, 4-BIT SYNCHRONOUS BINARY COUNTER WITH ASYNCHRONOUS CLEAR, MONOLITHIC SILICON (SUPERSEDING DSCC 84075D)doi:MIL DSCC 84075E
Presetting is synchronous; therefore, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable inputs. The clear function is asynchronous. A low level at the clear ...
Service:BOM Kitting+PCBA+Packing+Ship;Quality:High Quality;Packing:Reel/Tube/Tray/Box;Payment:TT\\Paypal\Western Union\Trade Assurance;Shipping Way:DHL/FEDEX/UPS/Post office and so on;Datasheet:Datasheet Provided;Get Lowest Price:Please Contact Us;Place
Because presetting is synchronous, a low logic level at the load (LOAD) input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of ENP and ENT. The clear function is asynchronous, and a low logic level at the ...
72Kb/7PSynchronous 4-Bit Counter with Asynchronous Clear . Synchronous 4-Bit Counter Texas Instruments74ACT11867 188Kb/11P[Old version datasheet]SYNCHRONOUS 8-BIT UP/DOWN BINARY COUNTER WITH ASYNCHRONOUS CLEAR NXP SemiconductorsHEF40161B 152Kb/10P4-bit synchronous binary counter with asynchronous rese...
January 19959Philips SemiconductorsProduct specification4-bit synchronous binary counter withasynchronous resetHEF40161BMSIAPPLICATION INFORMATIONAn example of an application for the HEF40161B is: 数据表 search, datasheets, 电子元件和半导体, 集成电路,
Synchronous reversible 4-bit binary counting Asynchronous parallel load Asynchronous reset Expandable without external logic Complies with JEDEC standards: JESD8C (2.7 V to 3.6 V) JESD7A (2.0 V to 6.0 V) ESD protection: HBM: ANSI/ESDA/JEDEC JS-001 class 2 ex...
Edge Triggered High-Speed 4-bit Synchronous (Binary) Counters Asynchronous Master Reset Count Rate of 35MHz Operating Temperature up to 70°C Standard TTL Switching Voltages 74LS161 Specifications Supply Voltage4.75 – 5.25Vdc Maximum Clock Frequency40Mhz ...
The 74161 IC package contains a single 4 bit synchronous counter circuit with a user controllable CLR function (pin 1). Unlike the 74163, the clear is asynchronous, or in other words, it takes place immediately, regardless of the status of the clock input. Multiple units can be cascaded to...