- when the working set size(WSS) reaches 2^13 bytes the TLB cache overflows - TLB cache has 64 entries - compute the physical address and store it in the TLB is very high - large NPAD -> TLB miss - Figure 3.13: Sequential Read and Write, NPAD=1 - element width is in all cases...