As an example, it talks about 32bit memory chips where bit-0 of address line (A[0]) may be connected to bit-0 of external SRAM. My query: What does this imply for 16-bit devices? If the EMCSC bit is cleared to '0' and there exists 1:1 match between A[0]:A[15] lines of...