When the FPGA is powered up the PLL is loaded with different M, N and C values for the frequency I want to generate. The PLL will lock below 75C but once it gets to 75C it loses lock.:confused: I have filtered the PLL voltages with ferrite beads and have included caps on the ...