When SET pin is tied to REF pin, VTH(SWS) is set at 8.5 V for implementing partial ZVS, which makes QL turn on at around 8.5 V. Secondly, the SET pin also selects the current sense leading edge blanking time (tCSLEB) to accommodate different delays of the gate drivers; 110 ns for...